Showing posts with label structure. Show all posts
Showing posts with label structure. Show all posts

Wednesday, 30 November 2011

Structure, not scientists to blame for Los Alamos failings, article says

ScienceDaily (Nov. 1, 2011) — Policy decisions and poor management have substantially undermined the US Los Alamos National Laboratory -- and, consequently, national security, according to an article available November 1 in the current issue of the Bulletin of the Atomic Scientists, published by SAGE. The article calls into question media and government stereotypes that have blamed Los Alamos's scientists for the decline.

According to George Mason University professor of anthropology and sociology Hugh Gusterson, who has studied America's nuclear weapons scientists since the 1980s, morale at Los Alamos is the worst it has ever been in the lab's seven-decade history. Its ability to function as an institution and to superintend the nuclear stockpile has been substantially eroded, he writes. Driven by a mistaken belief that Los Alamos's organizational culture is characterized by arrogance and carelessness, congressmen and government officials are to blame for framing Los Alamos as an institution in need of reform and for implementing deleterious management practices, which have reduced effectiveness, Gusterson writes.

Gusterson is an expert on nuclear culture, international security, and the anthropology of science. His article, "The assault on Los Alamos National Laboratory: A drama in three acts," highlights the decline of Los Alamos, the famous nuclear laboratory originally established by J. Robert Oppenheimer in the high desert of New Mexico during World War II.

The first phase began with a media circus when Chinese-American scientist Wen Ho Lee's downloaded secret computer codes in 1999. Lee was arrested and charged on 59 counts of mishandling national security information, 58 of which were dropped.

The media reinforced the perception that Lee's behavior was symptomatic of a culture of laxness at Los Alamos. Security was tightened, yet additional disks were misplaced. FBI agents descended on Los Alamos, administering polygraphs to weapons scientists, commandeering their offices, and dragging some from their beds at night for interrogations. The National Nuclear Security Administration was created to superintend weapons labs and General Eugene Habiger was put in charge of security at Los Alamos and the nation's other weapons lab, Lawrence Livermore.

The 2003 appointment of Pete Nanos as director of Los Alamos marked the next phase of decline. After more disks apparently went missing and a student was hit in the eye by a laser beam, Nanos called for swift and extreme action. Calling lab employees "cowboys and buttheads" who thought they were above the rules -- and describing "a culture of arrogance" and "suicidal denial" at a news conference -- he suspended lab operations for up to seven months, forcing employees to retrain and reflect on security practices.

The shutdown cost $370 million. Both Nanos and his actions were deeply unpopular with lab staff. Nanos abruptly resigned in 2005. It turned out the disks had not gone missing, but had in fact never existed. It was an inventory management error. Extreme and destructive acts of cultural reengineering had cost the Los Alamos National Laboratory and, presumably, national security dearly.

Next, instead of renewing the University of California's management contract, the federal government put the contract out to bid. Los Alamos National Security (LANS), a consortium headed by the Bechtel Corporation with the University of California as a junior partner, won the contract in 2005. A year later, it also won the contract to run the lab at Livermore.

To boost profits, Bechtel increased the management fee tenfold, rewarding its senior LANS officials. The budget was static but costs increased, resulting in heavy job losses at the Livermore Laboratory. New managers did not establish the same rapport with scientists as previous managers who had risen through the ranks. Peer reviewed publication output by scientists dropped sharply. But the number and quality of articles published, papers given, and experiments conducted by lab scientists was now irrelevant to the government's evaluation of managerial effectiveness. Scientists were discouraged from raising concerns, which could impact management bonuses.

Gusterson concludes that misattribution of Los Alamos's problems to a pathological organizational culture involved at least two misreadings of the situation: The actions of a rogue individual (Lee) were confused with the informal norms of an entire organization, and the organizational dysfunction at Los Alamos has been misdiagnosed as a problem of culture when it is more likely a problem of structure.

"Having survived the antinuclear protests of the 1980s and the end of the Cold War a few years later, American nuclear weapons scientists are now finding that the main threat to their craft comes from an unexpected source: politicians and administrators who are supposed to be on their side," says Gusterson. "As so often seems to be the case, well-meaning attempts to make the country more secure are having the opposite effect."

Recommend this story on Facebook, Twitter,
and Google +1:

Other bookmarking and sharing tools:

Story Source:

The above story is reprinted from materials provided by SAGE Publications, via AlphaGalileo.

Note: Materials may be edited for content and length. For further information, please contact the source cited above.

Journal Reference:

H. Gusterson. The assault on Los Alamos National Laboratory: A drama in three acts. Bulletin of the Atomic Scientists, 2011; 67 (6): 9 DOI: 10.1177/0096340211426631

Note: If no author is given, the source is cited instead.

Disclaimer: Views expressed in this article do not necessarily reflect those of ScienceDaily or its staff.


View the original article here

Thursday, 2 June 2011

Transistors reinvented using new 3-D structure

ScienceDaily (May 5, 2011) — Intel Corporation has announced a significant breakthrough in the evolution of the transistor, the microscopic building block of modern electronics. For the first time since the invention of silicon transistors over 50 years ago, transistors using a three-dimensional structure will be put into high-volume manufacturing. Intel will introduce a revolutionary 3-D transistor design called Tri-Gate, first disclosed by Intel in 2002, into high-volume manufacturing at the 22-nanometer (nm) node in an Intel chip codenamed "Ivy Bridge." A nanometer is one-billionth of a meter.

The three-dimensional Tri-Gate transistors represent a fundamental departure from the two-dimensional planar transistor structure that has powered not only all computers, mobile phones and consumer electronics to-date, but also the electronic controls within cars, spacecraft, household appliances, medical devices and virtually thousands of other everyday devices for decades.

"Intel's scientists and engineers have once again reinvented the transistor, this time utilizing the third dimension," said Intel President and CEO Paul Otellini. "Amazing, world-shaping devices will be created from this capability as we advance Moore's Law into new realms."

Scientists have long recognized the benefits of a 3-D structure for sustaining the pace of Moore's Law as device dimensions become so small that physical laws become barriers to advancement. The key to this latest breakthrough is Intel's ability to deploy its novel 3-D Tri-Gate transistor design into high-volume manufacturing, ushering in the next era of Moore's Law and opening the door to a new generation of innovations across a broad spectrum of devices.

Moore's Law is a forecast for the pace of silicon technology development that states that roughly every 2 years transistor density will double, while increasing functionality and performance and decreasing costs. It has become the basic business model for the semiconductor industry for more than 40 years.

Unprecedented Power Savings and Performance Gains

Intel's 3-D Tri-Gate transistors enable chips to operate at lower voltage with lower leakage, providing an unprecedented combination of improved performance and energy efficiency compared to previous state-of-the-art transistors. The capabilities give chip designers the flexibility to choose transistors targeted for low power or high performance, depending on the application.

The 22nm 3-D Tri-Gate transistors provide up to 37 percent performance increase at low voltage versus Intel's 32nm planar transistors. This incredible gain means that they are ideal for use in small handheld devices, which operate using less energy to "switch" back and forth. Alternatively, the new transistors consume less than half the power when at the same performance as 2-D planar transistors on 32nm chips.

"The performance gains and power savings of Intel's unique 3-D Tri-Gate transistors are like nothing we've seen before," said Mark Bohr, Intel Senior Fellow. "This milestone is going further than simply keeping up with Moore's Law. The low-voltage and low-power benefits far exceed what we typically see from one process generation to the next. It will give product designers the flexibility to make current devices smarter and wholly new ones possible. We believe this breakthrough will extend Intel's lead even further over the rest of the semiconductor industry."

Continuing the Pace of Innovation -- Moore's Law

Transistors continue to get smaller, cheaper and more energy efficient in accordance with Moore's Law -- named for Intel co-founder Gordon Moore. Because of this, Intel has been able to innovate and integrate, adding more features and computing cores to each chip, increasing performance, and decreasing manufacturing cost per transistor.

Sustaining the progress of Moore's Law becomes even more complex with the 22nm generation. Anticipating this, Intel research scientists in 2002 invented what they called a Tri-Gate transistor, named for the three sides of the gate. This announcement follows further years of development in Intel's highly coordinated research-development-manufacturing pipeline, and marks the implementation of this work for high-volume manufacturing.

The 3-D Tri-Gate transistors are a reinvention of the transistor. The traditional "flat" two-dimensional planar gate is replaced with an incredibly thin three-dimensional silicon fin that rises up vertically from the silicon substrate. Control of current is accomplished by implementing a gate on each of the three sides of the fin -- two on each side and one across the top -- rather than just one on top, as is the case with the 2-D planar transistor. The additional control enables as much transistor current flowing as possible when the transistor is in the "on" state (for performance), and as close to zero as possible when it is in the "off" state (to minimize power), and enables the transistor to switch very quickly between the two states (again, for performance).

Just as skyscrapers let urban planners optimize available space by building upward, Intel's 3-D Tri-Gate transistor structure provides a way to manage density. Since these fins are vertical in nature, transistors can be packed closer together, a critical component to the technological and economic benefits of Moore's Law. For future generations, designers also have the ability to continue growing the height of the fins to get even more performance and energy-efficiency gains.

"For years we have seen limits to how small transistors can get," said Moore. "This change in the basic structure is a truly revolutionary approach, and one that should allow Moore's Law, and the historic pace of innovation, to continue."

World's First Demonstration of 22nm 3-D Tri-Gate Transistors

The 3-D Tri-Gate transistor will be implemented in the company's upcoming manufacturing process, called the 22nm node, in reference to the size of individual transistor features. More than 6 million 22nm Tri-Gate transistors could fit in the period at the end of this sentence.

Intel has demonstrated the world's first 22nm microprocessor, codenamed "Ivy Bridge," working in a laptop, server and desktop computer. Ivy Bridge-based Intel® Core™ family processors will be the first high-volume chips to use 3-D Tri-Gate transistors. Ivy Bridge is slated for high-volume production readiness by the end of this year.

This silicon technology breakthrough will also aid in the delivery of more highly integrated Intel® Atom™ processor-based products that scale the performance, functionality and software compatibility of Intel® architecture while meeting the overall power, cost and size requirements for a range of market segment needs.

Story Source:

The above story is reprinted (with editorial adaptations by ScienceDaily staff) from materials provided by Intel Corporation.

Note: If no author is given, the source is cited instead.

Disclaimer: Views expressed in this article do not necessarily reflect those of ScienceDaily or its staff.


View the original article here

Wednesday, 25 May 2011

Transistors reinvented using new 3-D structure

ScienceDaily (May 5, 2011) — Intel Corporation has announced a significant breakthrough in the evolution of the transistor, the microscopic building block of modern electronics. For the first time since the invention of silicon transistors over 50 years ago, transistors using a three-dimensional structure will be put into high-volume manufacturing. Intel will introduce a revolutionary 3-D transistor design called Tri-Gate, first disclosed by Intel in 2002, into high-volume manufacturing at the 22-nanometer (nm) node in an Intel chip codenamed "Ivy Bridge." A nanometer is one-billionth of a meter.

The three-dimensional Tri-Gate transistors represent a fundamental departure from the two-dimensional planar transistor structure that has powered not only all computers, mobile phones and consumer electronics to-date, but also the electronic controls within cars, spacecraft, household appliances, medical devices and virtually thousands of other everyday devices for decades.

"Intel's scientists and engineers have once again reinvented the transistor, this time utilizing the third dimension," said Intel President and CEO Paul Otellini. "Amazing, world-shaping devices will be created from this capability as we advance Moore's Law into new realms."

Scientists have long recognized the benefits of a 3-D structure for sustaining the pace of Moore's Law as device dimensions become so small that physical laws become barriers to advancement. The key to this latest breakthrough is Intel's ability to deploy its novel 3-D Tri-Gate transistor design into high-volume manufacturing, ushering in the next era of Moore's Law and opening the door to a new generation of innovations across a broad spectrum of devices.

Moore's Law is a forecast for the pace of silicon technology development that states that roughly every 2 years transistor density will double, while increasing functionality and performance and decreasing costs. It has become the basic business model for the semiconductor industry for more than 40 years.

Unprecedented Power Savings and Performance Gains

Intel's 3-D Tri-Gate transistors enable chips to operate at lower voltage with lower leakage, providing an unprecedented combination of improved performance and energy efficiency compared to previous state-of-the-art transistors. The capabilities give chip designers the flexibility to choose transistors targeted for low power or high performance, depending on the application.

The 22nm 3-D Tri-Gate transistors provide up to 37 percent performance increase at low voltage versus Intel's 32nm planar transistors. This incredible gain means that they are ideal for use in small handheld devices, which operate using less energy to "switch" back and forth. Alternatively, the new transistors consume less than half the power when at the same performance as 2-D planar transistors on 32nm chips.

"The performance gains and power savings of Intel's unique 3-D Tri-Gate transistors are like nothing we've seen before," said Mark Bohr, Intel Senior Fellow. "This milestone is going further than simply keeping up with Moore's Law. The low-voltage and low-power benefits far exceed what we typically see from one process generation to the next. It will give product designers the flexibility to make current devices smarter and wholly new ones possible. We believe this breakthrough will extend Intel's lead even further over the rest of the semiconductor industry."

Continuing the Pace of Innovation -- Moore's Law

Transistors continue to get smaller, cheaper and more energy efficient in accordance with Moore's Law -- named for Intel co-founder Gordon Moore. Because of this, Intel has been able to innovate and integrate, adding more features and computing cores to each chip, increasing performance, and decreasing manufacturing cost per transistor.

Sustaining the progress of Moore's Law becomes even more complex with the 22nm generation. Anticipating this, Intel research scientists in 2002 invented what they called a Tri-Gate transistor, named for the three sides of the gate. This announcement follows further years of development in Intel's highly coordinated research-development-manufacturing pipeline, and marks the implementation of this work for high-volume manufacturing.

The 3-D Tri-Gate transistors are a reinvention of the transistor. The traditional "flat" two-dimensional planar gate is replaced with an incredibly thin three-dimensional silicon fin that rises up vertically from the silicon substrate. Control of current is accomplished by implementing a gate on each of the three sides of the fin -- two on each side and one across the top -- rather than just one on top, as is the case with the 2-D planar transistor. The additional control enables as much transistor current flowing as possible when the transistor is in the "on" state (for performance), and as close to zero as possible when it is in the "off" state (to minimize power), and enables the transistor to switch very quickly between the two states (again, for performance).

Just as skyscrapers let urban planners optimize available space by building upward, Intel's 3-D Tri-Gate transistor structure provides a way to manage density. Since these fins are vertical in nature, transistors can be packed closer together, a critical component to the technological and economic benefits of Moore's Law. For future generations, designers also have the ability to continue growing the height of the fins to get even more performance and energy-efficiency gains.

"For years we have seen limits to how small transistors can get," said Moore. "This change in the basic structure is a truly revolutionary approach, and one that should allow Moore's Law, and the historic pace of innovation, to continue."

World's First Demonstration of 22nm 3-D Tri-Gate Transistors

The 3-D Tri-Gate transistor will be implemented in the company's upcoming manufacturing process, called the 22nm node, in reference to the size of individual transistor features. More than 6 million 22nm Tri-Gate transistors could fit in the period at the end of this sentence.

Intel has demonstrated the world's first 22nm microprocessor, codenamed "Ivy Bridge," working in a laptop, server and desktop computer. Ivy Bridge-based Intel® Core™ family processors will be the first high-volume chips to use 3-D Tri-Gate transistors. Ivy Bridge is slated for high-volume production readiness by the end of this year.

This silicon technology breakthrough will also aid in the delivery of more highly integrated Intel® Atom™ processor-based products that scale the performance, functionality and software compatibility of Intel® architecture while meeting the overall power, cost and size requirements for a range of market segment needs.

Story Source:

The above story is reprinted (with editorial adaptations by ScienceDaily staff) from materials provided by Intel Corporation.

Note: If no author is given, the source is cited instead.

Disclaimer: Views expressed in this article do not necessarily reflect those of ScienceDaily or its staff.


View the original article here